The-OpenROAD-Project / OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
See what the GitHub community is most excited about today.
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
An Open-source FPGA IP Generator
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
The USRP™ Hardware Driver Repository
Verilog behavioral description of various memories
Verilog configurable cache
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
Verilog AXI components for FPGA implementation
Amiga clock port to Raspberry Pi interface
HDL libraries and projects
Plugins for Yosys developed as part of the F4PGA project.
Litex Reference Designs provides reference designs created out of IP Catalog using Litex integration capabilities.
Verilog library for ASIC and FPGA designers